

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/624,506	07/23/2003	Jae-Il Byeon	SEC.1025	7403
20987 7	590 11/01/2005		EXAM	INER
VOLENTINE FRANCOS, & WHITT PLLC			WOJCIECHOWICZ, EDWARD JOSEPH	
ONE FREEDOM SQUARE 11951 FREEDOM DRIVE SUITE 1260 RESTON, VA 20190			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 11/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/624,506	BYEON ET AL.
Office Action Summary	Examiner	Art Unit
	Edward Wojciechowicz	2815
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		
1) ☐ Responsive to communication(s) filed on <u>03 Au</u> 2a) ☐ This action is FINAL 2b) ☐ This 3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
4) Claim(s) 1-21 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-21 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or Application Papers 9) The specification is objected to by the Examine. 10) The drawing(s) filed on 23 July 2003 is/are: a)	r election requirement.	ov the Examiner
Applicant may not request that any objection to the one Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Ex	drawing(s) be held in abeyance. Section is required if the drawing(s) is ob-	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati ity documents have been receive i (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Di 5) Notice of Informal F 6) Other:	

Art Unit: 2815

DETAILED ACTION

The indicated allowability of claims 4-15 is withdrawn in view of the newly discovered reference(s) to Contiero et al (5,126,911). Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams et al in view of Contiero et al. As stated in the previous action, Williams teaches the basic structure of the invention with the formation of a high voltage pull-up transistor array which utilizes vertical and lateral DMOS transistors. Williams also teaches the well known configuration of forming a shared source or drain region between two transistors. See, for example, the configuration shown in FIG. 25O of Williams.

The reference to Contiero teaches a similar structure and also forms plural DMOS devices where one of the source or drain regions is shared. See, for example, the configuration shown in FIG. 4 of Contiero. In addition, Contiero shows an epitaxial layer formed on a substrate, with a buried layer (9) formed between the substrate and the epitaxial layer, what can be considered a plurality of looped insulating patterns, for example, the field isolation regions shown in FIG. 4, a gate pattern disposed on the upper part of substrate where the gate pattern partially overlaps an upper portion of the looped insulation layer (see where the gate electrodes extend up onto the field oxide regions), and where the gate array is essentially a mesh-shaped structure having a plurality of openings (i.e. the spaces between the gates) which expose the epitaxial layer where the source regions (15) are formed. Contiero also teaches such ancillary features as heavily doped source and drain regions, a drift region (14), and a

Art Unit: 2815

plurality of first conductivity type well regions (15), as claimed. Compare, for example, applicants' FIG. 5 embodiment with FIG. 4 of Contiero.

Taken together, these references appear to show all of the structural elements of the claimed invention. One skilled in the art would be motivated to combine these references in order to achieve greater device efficiency by combining the DMOS devices.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edward Wojciechowicz whose telephone number is 571-272-1739. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Edward Wojciechowicz Primary Examiner Art Unit 2815

EW: ew